AIR

PTO/SB/50 (08-00) Approved for use through 12/30/2000 OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

REISSUE PATENT APPLICATION TRANSMITTAL

Address to:	Attomey Docket No.	81790_0189			
Assistant Commissioner for Patents	First Named Inventor	Momohara			
Box Reissue	Original Patent Number	5,818,249			
Washington, DC 20231	Original Patent Issue Date (Month/Day/Year)	October 6, 1998			
	Express Mail Label No.	EL539009551US			
APPLICATION FOR REISSUE OF: (Check applicable box) Utility Pate	ent Design Patent	Plant Patent			
APPLICATION ELEMENTS (37 CFR 1.173)	ACCOMPANYING APPI	LICATION PARTS			
1. X Fee Transmittal Form (PTOI SBI 56) (Submit an original, and a duplicate for fee processing)	the claims. See 37 0				
2. Applicant claims small entity status. See 37 CFR 1.27.	8. X Original U.S. Patent	for surrender (offer) Patent Grant			
3. X Specification and Claims in double column copy of patent format (amended, if appropriate)	Statement of Loss	·			
4. X Drawing(s) (proposed amendments, if appropriate)	9. X Foreign Priority Clai	m (3ວ ປ.S.C. 119)			
5. X Reissue Oath/Declaration (original or copy) (37 C.F.R. § 1.175) (PTO/SB/51 or 52)	10. Information Disclosu Statement (IDS)/PTo	Oopioo oi ibo			
6. Original U.S. Patent currently assigned?	11. English Translation	of Reissue Oath/Declaration			
, ,	(if applicable)				
X Yes No	12. X Preliminary Amendo	nent			
(If Yes, check applicable box(es))	13. X Return Receipt Post (Should be specifical				
X Written Consent of all Assignees (PTO/SB/53)	14. Other:				
X 37 C.F.R. § 3.73(b) Statement Power of					
(PTO/SB/96)	***************************************				
(
15. CORRESPONDENCE	ADDRESS				
Customer Number or Bar Code Label (Insert Customer No. or Att	311111 : ·	pondence address below			
William H. Wright					
*Name Hogan & Hartson, L.L.P.					
Biltmore Tower, Suite 1900)				
Address 500 S. Grand Avenue City Los Angeles State	07 7.0.	00071			
7702	CA Zip Code (213) 337-6842 Fax (90071 213) 337-6701			
Country Telephone	(213) 337-6842 _{Fax} (
NAME (PrintType) William H. Wright	Registration No (Attorney/Agent) 3	6,312			

Burden Hour Statement: This form is estimated to take 0.2 hours of complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Reissue, Washington, DC 20231.

PTO/SB/56 (08-00)
Approved for use through 12/30/2000. OMB 0651-0033
U S Patent and Trademark Office; U S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

REISSUE APPLICATION FEE TRANSMITTAL FORM				Docket Number (Optional) 81790 • 0189						
	Claims as Filed - Part 1									
Claims in		Numb	er Filed in		(3)	Small E	ntity		Other than a	Small Entity
Patent		Reissue	Application	Nun	nber Extra	Rate	Fee		Rate	Fee
(A) 5	Total Claims (37 CFR 1 16(j))	ìí	L6	***	0 =	x \$=		or	×\$ <u>18</u> =	
(C) 1	Independent claims (37 CFR 1 16(i))	(D) -	3				x\$ <u>80</u> =	160		
Basic Fee (37 CFR 1.16(h)) \$ 710 \$ 710						\$ <u>710</u>				
				To	otal Filing F	ee	\$		OR	_{\$} 870
			Claim	s as Aı	mended - P	art 2				
	(1) Claims Remaining		(2) Highest Nur	mber	(3) Extra	Small E	Entity		Other than	a Small Entity
	After Amendment		Previous Paid Fo	ly	Claims Present	Rate	Fee		Rate	Fee
Total Claims (37 CFR 1.16(*** j)	MINUS	**		* =	x \$=			×\$=	:
Independent Claims (37 CFR 1 16	(1)) ***	MINUS	****		=	x \$=			×\$=	:
Total Additional Fee \$ OR \$						\$				
* If the entry in	(D) is less than the ent	ry in (C),	Write "0" in co	lumn 3	3.					
** If the "Highe:	st Number of Total Clai	ms Previ	ously Paid For	" is les	s than 20, \	Write "20" in th	is space.			
*** After any ca	ancellation of claims.									
**** If "A" is gre	ater than 20, use (B - A	(); if "A" is	s 20 or less, us	se (B -	20).					
***** "Highest N	Number of Independent	Claims F	Previously Paid	d For" o	or Number o	of Independen	t Claims	in Pat	ent (C).	
☐ Applicant	claims small entity state	ıs. See 3	7 CFR 1.27.							
	arge Deposit Account I e copy of this sheet is e					in th	ie amoun	t of		·
	nissioner is hereby aut overpayment to Depos e copy of this sheet is e			iddition -1314	al fees und	ler 37 CFR 1.1	6 or 1.17	whicl	n may be req	uired, or
X Checks	the amount of \$ _ <u>71</u> () and	\$160	to co	over the filin	ng / additional	fee is end	closed		
☐ Payment t	oy credit card. Form PT	O-2038 i	s attached.							
WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.										
October ! Date	October 5, 2000									

Art Unit:

Examiner: Not Assigned

Not Assigned

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re reissue application of:

Tomomi Momohara

Serial No: Not Assigned

Filed: Herewith

Patent No.: 5,818,249 Issued: October 6, 1998

PROBE CARD HAVING GROUPS OF PROBE For:

NEEDLES IN A PROBING TEST APPARATUS

FOR TESTING SEMICONDUCTOR

INTEGRATED CIRCUITS

BOX REISSUE

Assistant Commissioner for Patents

Washington, D.C. 20231

STATEMENT UNDER 37 CFR 3.73(b)

Dear Sir:

11.3

10

ťħ FU.

13

H

Kabushiki Kaisha Toshiba, a corporation organized under the laws of Japan, states that it is the assignee of the entire right, title, and interest in the patent identified above by virtue of an assignment from the inventor of the patent identified above. The assignment was recorded in the Patent and Trademark Office at Reel 8237, Frame 0461.

CONSENT OF ASSIGNEE

Kabushiki Kaisha Toshiba, as assignee of U.S. Patent No. 5,818,249, consents to the filing of the present reissue application. The undersigned is empowered to sign this statement on behalf of the assignee.

Respectfully submitted,

HOGAN & HARTSON, LLP

Date: October 5, 2000

William H. Wright, R.N. 36,312

Attorney for Kabushiki Kaisha Toshiba

500 South Grand Avenue, Suite 1900

Los Angeles, California 90071 Telephone: 213-337-6700

Facsimile: 213-337-6701

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re reissue application of: Tomomi Momohara Serial No: Not Assigned

Filed: Herewith

Patent No.:

5,818,249 Issued: October 6, 1998

For: PROBE CARD HAVING GROUPS OF PROBE

NEEDLES IN A PROBING TEST APPARATUS FOR TESTING SEMICONDUCTOR INTEGRATED

CIRCUITS

Art Unit: Not Assigned Not Assigned Examiner:

CERTIFICATE OF MAILING VIA U.S. EXPRESS MAIL

"Express Mail" Mailing Label No. EL539009551US Date of Deposit: October 5, 2000

BOX REISSUE

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

I hereby certify that

 \boxtimes Reissue Patent Application Transmittal

 \boxtimes Reissue Patent Application Fee Transmittal in duplicate

 \boxtimes Reissue patent application (10 page(s) of specification; 5 claim(s); 1 page of abstract)

 \boxtimes __11_ sheet(s) of formal drawings

 \boxtimes Preliminary Amendment

X Reissue Application Declaration by the Inventor

 \boxtimes checks in the amount of \$710 and \$160 as filing fee

M Offer to Surrender Patent

冈 **Drawing Transfer Request**

 \boxtimes Statement Under 37 CFR §3.73(b) and Consent of Assignee

 \boxtimes return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service with sufficient postage under 37 C.F.R. § 1.10 on the date indicated above and are addressed to:

BOX REISSUE

Assistant Commissioner for Patents Washington, D.C. 20231.

Date: October 5, 2000

500 South Grand Avenue, Suite 1900 Los Angeles, California 90071 Telephone: 213-337-6700

Facsimile: 213-337-6701

James Hernandez

Mame of person mailing papers

Signature

Express Mail Label No.: EL539009551US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re reissue application of:

Tomomi Momohara

Serial No: Not Assigned

Filed: Herewith

Patent No.: 5,818,249 Issued: October 6, 1998

For: PROBE CARD HAVING GROUPS OF PROBE

NEEDLES IN A PROBING TEST APPARATUS

FOR TESTING SEMICONDUCTOR

INTEGRATED CIRCUITS

Art Unit: Not Assigned Examiner: Not Assigned

PRELIMINARY AMENDMENT

BOX REISSUE

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

13

ſŪ

ſħ

EN BUR ESS

with that that that

10.12

[]

Before examining the present application, please enter the following amendments:

IN THE SPECIFICATION:

Please amend the specification as indicated:

In the paragraph beginning at line 41 of column 1, enter the indicated amendment:

The integration density of semiconductor integrated circuits, particularly semiconductor memories, is still increasing. The time for testing one chip inevitably increases even if the probe card 5 (FIG. 1) is used. In order to shorten the time, it is necessary to provide more groups of [prove] <u>probe</u> needles for each column so that the card 5 may test more chips at the same time.

In the paragraph beginning at line 57 of column 1, enter the indicated amendment:

When the probe card 5' was used to accomplish a probing test, however, more chips were likely [found] to be <u>found</u> defective than in the case where the probe card 5

shown in FIG. 1 was used. To determine whether this tendency [is] was genuine or not, the chips tested by using the card 5' were tested, one by one. Of the chips which were found defective when tested [by means of the] using card 5', some proved flawless. This means that the probe card 5' can test chips but with an insufficient accuracy.

In the paragraph beginning at line 50 of column 2, enter the indicated amendment:

This deterioration of probing-test accuracy is particularly prominent in the test of semiconductor memories having a large storage capacity. This is because these memories operate <u>at</u> so high a speed that only a little allowance is provided for the shifting of the leading and trailing edge time of each signal.

In the paragraph beginning at line 22 of column 4, enter the indicated amendment:

Embodiments of the present invention will now be described, with reference to the accompanying drawings. The components shown in one drawing, which are similar or identical to those shown in any other drawing, are designated at the same reference numerals and will not be described in detail.

In the paragraph beginning at line 14 of column 5, enter the indicated amendment:

Furthermore, the probe card 15 has a diameter D as small as that of the conventional probe card 5 (FIG. 1) which has four groups of probe needles arranged in one column. As a result, the difference in length between the longest and shortest wires provided on or in the substrate 20 is similar to the conventional card 5. It fellows that the differences in resistance and capacitance among the wires is proportionally similar to the conventional card 5. Hence, the skew difference among the wires, which impairs the accuracy of probing test, disabling the tester to determine the true characteristic or ability of each chip tested is similar to the conventional card 5. Since the probe card 15 has a small diameter, it warps but very little, exerting but a very little stress on the wires provided on or in the substrate 20 and scarcely altering the electrical characteristics of the wires. In addition, since the wires are short, the crosstalk among the wires is small.

In the paragraph beginning at line 31 of column 5, enter the indicated amendment:

In view of these advantages, the probe card 15 can serve to enhance the [productivity] <u>production</u> of semiconductor integrated circuits and also to reduce the manufacturing cost of semiconductor integrated circuits.

In the paragraph beginning at line 35 of column 5, enter the indicated amendment:

FIG. 5A is a graph representing the results of conventional probing test, while FIG. 5B is a graph representing the results of the probing test performed by using the probe card 15. As seen from FIG. 5A, three out of eight chips 3a to 3h were found to be flawless when tested by using the probe card 5' shown in FIG. 2. In FIG. 5A, the true characteristics of the chips tested are indicated by broken lines. In view of the true characteristics of the chips, seven chips should have been found to be flawless. This means that four chips [were] 3a, 3f, 3g and 3h were regarded as defective, though they were flawless in fact.

In the paragraph beginning at line 54 of column 5, enter the indicated amendment:

Namely, some of the flawless chips which were regarded as defective when tested by using the conventional probe card 5' were correctly found [to] flawless when tested by using the probe card 15 according to the invention. In other words, the probe card 15 serves to test chips with high accuracy, thus saving flawless chips which would have been discarded as defective if the conventional probe card 5' had been used. As a result, the probe card 15 serves to decrease the manufacturing cost of semiconductor integrated circuits.

In the paragraph beginning at line 21 of column 6, enter the indicated amendment:

Thus, the four groups 19a to 19d of probe needles to contact the chips 3a to 3d, groups 21a to 21d of probe contacts, and groups 37a to 37d of wires are arranged in the right half 33R of the substrate. The remaining four groups 19e to 19h of probe needles to contact the chips 3e to 3h, groups 21e to 21h of probe contacts, and groups 37e to 37h of wires are arranged in the [right] <u>left</u> half 33L of the substrate.

In the paragraph beginning at line 53 of column 7, enter the indicated amendment:

Still further, the number of chips tested simultaneously at one test station increases since two or more probe cards 15 are attached to one test station. Therefore, the facility cost for testing one chip is low. Having only one test station, the [prober] probing system shown in FIG. 9 occupies a smaller floor area than the [prober] probing system shown in FIG. 8 which needs two test stations to test the same number of chips at the same time. The smaller the floor area required, the lower the air-conditioning cost required, or the [hither] higher the air purity in the probing room. In view of this, the probe-testing method according to the fifth embodiment helps to decrease the possibility that chips are contaminated with harmful substance such as sodium and the possibility that the wires of each chip are short-circuited by electrically conductive particles such as silicon dust.

In the paragraph beginning at line 25 of column 8, enter the indicated amendment:

A semiconductor IC [chips] <u>chip</u> which can be easily tested by using a probe card [which is] <u>according to</u> the seventh embodiment of the invention will <u>now</u> be described.

In the paragraph beginning at line 43 of column 8, enter the indicated amendment:

A semiconductor IC chip should have pads arranged in a column to be tested [by] using [the] a probe card according to the invention, which has groups of probe needles arranged in the specific manner described above.

In the paragraph beginning at line 9 of column 9, enter the indicated amendment:

Designed to test chips arranged in eight rows, the probe card 15 inevitably [have] has a larger diameter D than the first embodiment (FIG. 3). Hence, it may have the same problems as does the conventional probe card 5' (FIG. 2). Nevertheless, the eighth embodiment will be practically useful since the probe card technology is well expected to advance to simultaneously test 16 chips arranged in eight rows and two columns, with accuracy as high as in the case eight chips arranged in four rows and two columns are tested at the same time. Needless to say, the eighth embodiment has a smaller diameter than a conventional probe card which is designed to test 16 chips arranged in a single

column. The eighth embodiment (FIG. 13) can therefore help not only to increase the [productivity] <u>production</u> of semiconductor integrated circuits, but also to reduce the manufacturing cost of semiconductor integrated circuits.

In the paragraph beginning at line 35 of column 9, enter the indicated amendment:

As shown in FIG. 14, a semiconductor memory to be tested has 24 pads arranged in eight rows and three columns. The probe card has group 19 of probe needles, each group consisting of 24 needles which are arranged in eight rows and three columns. FIG. 15 is a plan view showing how the probe needles of groups 19a to 19h are positioned with respect to the pads 31 of semiconductor memories 3a to 3h. (Shown in FIG. 15 are only groups 19a, 19b, 19g and 19h and only memories 3a, 3b, 3g and 3h.) As the probe card technology advances as expected, each group 19 may [consists] consist of more probe needles arranged in m rows and n column, where m>8 and n>3, whereby the probe card can test semiconductor integrated circuits each having more pads.

IN THE CLAIMS:

Please add new claims 6-16 as follows:

6. (New) A method of manufacturing semiconductor integrated circuit chips, comprising:

providing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in two columns and at least two rows, each of said plurality of semiconductor integrated circuit chips having a plurality of external terminals;

coupling a probe card to the semiconductor wafer through a plurality of probe needles on said probe card corresponding to said plurality of external terminals of each of said integrated circuit chips, said probe card receiving a plurality of independent test signals and a power supply signal from a tester;

concurrently supplying the independent test signals and the power supply signal from the tester through the probe needles to said plurality of external terminals of said plurality of integrated circuits; and

concurrently measuring electric characteristics of said semiconductor integrated circuit chips in an independent manner.

- 7. (New) The method of manufacturing of claim 6, wherein said external terminals are centrally disposed within said integrated circuit chips, with integrated circuits on either side of said external terminals.
- 8. (New) The method of manufacturing of claim 7, wherein said external terminals are arranged in a plurality of columns and rows.
- 9. (New) The method of manufacturing of claim 8, wherein said providing includes forming memory arrays for each of said integrated circuit chips.
- 10. (New) The method of manufacturing according to claim 6, wherein the test signal and the power supply signal are supplied from said tester to said probe needles by way of a plurality of wiring lines on internal layers of said probe card.
- and the power supply signal are supplied from said tester to said probe needles by way of a plurality of wiring lines on different internal layers of said probe card, said wiring lines positioned on different ones of said different internal layers according to a type of signal carried by said wiring lines.

12. (New) A probing test method of semiconductor integrated circuits, comprising:

preparing at least one semiconductor wafer, said semiconductor wafer having a plurality
of semiconductor integrated circuit chips arranged thereon in rows and columns, said
semiconductor integrated circuit chips on each wafer arranged in two columns and at least two
rows, each of said semiconductor integrated circuit chips having a plurality of external pads;

preparing at least one probe card, said probe card having a plurality of connection terminals for receiving from a tester a test signal and a power supply signal, said at least one probe card having a plurality of probe needles corresponding to said plurality of external pads, respectively;

supplying said test signal and said power supply signal from said tester to said probe needles by way of said connection terminals in a completely independent manner;

supplying said test signal and said power supply signal from said probe needles to said semiconductor integrated circuit chips, by way of said external pads, in a completely independent and concurrent manner; and

measuring electric characteristics of the semiconductor integrated circuit chips in a completely independent and concurrent manner.

- 13. (New) The probing test method according to claim 12, wherein said test signal and said power supply signal are supplied from said connection terminals to said probe needles in a completely independent and concurrent manner, by way of a plurality of completely independent wiring lines which are provided inside said probe card and to which said test signal and said power supply terminal are transmitted.
- and said power supply terminal are supplied from said connection terminals to said probe needles in a completely independent and concurrent manner, by way of a plurality of wiring lines which are provided inside said probe card in accordance with kinds of signals and types of power supplies.

- 15. (New) The probing test method according to claim 12, further comprising: preparing at least one test station; and attaching said probe card to said at least one test station.
- 16. (New) The probing method according to claim 12, further comprising:

 preparing at least one test station; and

 attaching a plurality of probe cards to said at least one test station.

REMARKS:

Claims 1-16 are in this reissue application. Original patent claims 1-5 are not amended. New claims 6-16 are added.

Support for new claims 6-11 can be found in FIGS. 14-17 of the patent and in the accompanying description at column 9 of the patent. Support for claims 10 and 11 is further supplied by FIG. 7 of the patent and the description at column 6, lines 43-67.

Support for new claims 12-16 can be found, for example, in FIG. 3 and the accompanying description at column 4, line 28 to column 5, line 30. Further support for claims 13 and 14 can be found in FIG. 7 of the patent and the description at column 6, lines 43-67. Further support for claims 15 and 16 can be found in FIG. 10 and the accompanying description at column 8, lines 5-46.

Examination and early favorable action on this reissue application are respectfully requested.

If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at the Los Angeles, California telephone number 213-337-6700 to discuss the steps necessary for placing the application in condition for allowance.

Respectfully submitted,

HOGAN & HARTSON, LLP

Date: October 5, 2000

William H. Wright, R.N. 36,312

Attorney for Applicant(s)

500 South Grand Avenue, Suite 1900 Los Angeles, California 90071

Telephone: 213-337-6700 Facsimile: 213-337-6701

PROBE CARD HAVING GROUPS OF PROBE NEEDLES IN A PROBING TEST APPARATUS FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUITS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a probe card for testing semiconductor integrated circuits and also to a method of probe-testing semiconductor integrated circuits by using the probe card.

2. Description of the Related Art

Probing test is performed on semiconductor integrated circuits for their electrical characteristics. The test is carried out after the wafer process and before the dicing process, namely after the integrated circuits have been formed in a semiconductor wafer, arranged in rows and columns. By this test it is determined whether the integrated circuits are defective or not. Any integrated circuit found defective is not subjected to an assembly step. This helps to prevent an unnecessary increase in the manufacturing cost of semiconductor devices.

The integration density of semiconductor integrated circuits (ICs) has much increased in recent years. Because of the increased integration density, the time of testing each integrated circuit, or each IC chip (hereinafter called "chip"), has increased. Until recently the probing test has been performed, chip by chip. At present a plurality of chips are tested simultaneously, in order to shorten the time of testing one chip.

FIG. 1 is a perspective view. illustrating a conventional probe card 5 and a semiconductor wafer 1. As FIG. 1 shows, 84 chips 3 are arranged in rows and columns on the semiconductor wafer 1. The probe card 5 has one probeneedle hole 7. Protruding through the hole 7 are four groups 9a, 9b, 9c an 9d of needles to test four chips 3a, 3b, 3c and 3d. Thus, the probe card 5 is used to test four chips at the same time, for determining the electrical characteristics of the chips.

The integration density of semiconductor integrated circuits, particularly semiconductor memories, is still increasing. The time for testing one chip inevitably increases even if the probe card 5 (FIG. 1) is used. In order to shorten the time, it is necessary to provide more groups of prove needles for each column so that the card 5 may test more chips at the same time.

FIG. 2 is a perspective view, showing another type of a conventional probe card 5' and a semiconductor wafer 1. As seen from FIG. 2, the probe card 5' has eight groups 9a to 9h of needles, which protrude through a hole 7. The groups 9a to 9h of needles are provided to test eight chips 3a to 3h at the same time, whereas the four groups 9a to 9d of needles of the probe card 5 (FIG. 1) are used to test four chips 3a to 3d simultaneously. Hence, the probe card 5' helps to shorten the time required for testing one chip.

When the probe card 5' was used to accomplish a probing test, however, more chips were likely found to be defective than in the case where the probe card 5 shown in FIG. 1 was used. To determine whether this tendency is genuine or not, the chips tested by using the card 5' were tested, one by one. Of the chips which were found defective when tested by means of the card 5', some proved flawless. This means that the probe card 5' can test chips but with an insufficient accuracy.

Some reasons for the insufficient test accuracy, that are conceivable at present, will be discussed below.

The response signals output from all chips simultaneously tested are supplied at the same time to the tester via the probe card 5'. The tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges, determining whether the chips are flawless or not.

The probe needles of the groups 9a to 9h are connected to probe contacts 11 provided on the circumferential edge of the probe card 5' by wires (not shown) which are provided within the card 5'. It is at the probe contacts 11 that the probe card 5' can contact a tester. The response signal from each chip tested has its level lowered before reaching the tester, because of the resistance of the wire provided in the card 5'. It is natural that the leading and trailing edge time of the response signal shift in accordance with the capacitance of the wire.

The more groups of probe needles provided to test more chips at a time, the greater the diameter D of the probe card 5'. As the the diameter D increases, so does the difference in length between a wire connecting a needle located at the center of the card 5' to the associated contact 11 and a wire connecting a needle at the edge of the card 5' to the associated contact 11. As this difference increases, the differences in resistance and capacitance among the wires increase in proportion. Further, the longer the wires, the higher the probability of crosstalk among the wires.

Moreover, the larger the diameter D, the more likely the probe card 5' will warp. If the card 5' warps, the contact resistances between the chip pads on the one hand and the probe needles on the other will become different, and so will become the contact resistances between the probe needles on the one hand and the tester on the other hand. As the probe card 5' warps, a stress is exerted on the wires provided in the card 5'. Each wire may have its electrical characteristics altered at that part on which an excessive stress is applied.

Any or some of the problems described above impair the accuracy of the probing test achieved by the probe card 5. Due to these problems, some of the chips simultaneously tested may be determined to be defective though they are actually flawless, particularly when the tester compares the levels, leading edges and trailing edges of the response signals from the chips with the prescribed values or ranges. In other words, the difference in resistance and capacitance among the wires provided in the card 5', the difference in pad-needle contact resistance, the difference in needle-tester contact resistance, the changes in the electrical characteristics of the wires, and the crosstalk among the wires prevent the tester from detecting the true characteristics of the chips tested at the same time.

This deterioration of probing-test accuracy is particularly prominent in the test of semiconductor memories having a large storage capacity. This is because these memories operate so high a speed that only a little allowance is provided for the shifting of the leading and trailing edge time of each signal.

A semiconductor memory having a large storage capacity is one of the most delicate and sensitive devices. Its operation will be jeopardized if even a very small error is made. To see whether such a small error occurs or not, the memory is subjected to proving test which is performed by using a probe card under strict conditions. Therefore, a problem with the wires provided in the probe card lower the test accuracy, even if the problem is a very small one.

SUMMARY OF THE INVENTION

As indicated above, it is demanded that the time for performing probing test on semiconductor integrated cir-

cuits (ICs) be reduced as much as possible. To meet the demand it suffices to test as many IC chips as possible, at the same time. However, the more IC chips are tested simultaneously, the more chips will be determined to be defective though they are actually flawless. This would increase the manufacturing cost of the semiconductor integrated circuit.

Accordingly, the object of the present invention is to provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and also to provide a method of probe-testing semiconductor integrated circuits by using the probe card.

A probe card according to the invention is designed to test semiconductor integrated circuits formed on a semiconductor wafer and arranged in rows and columns. The probe card has groups of probe needles provided to contact semiconductor integrated circuits arranged in two columns and at least two rows. It receives a test signal from the tester and supplies the test signal simultaneously to these semiconductor integrated circuits through the groups of probe needles. It receives response signals simultaneously from the semiconductor integrated circuits through the groups of probe needles and then supplies the response signals to the tester.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention and, together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

- FIG. 1 is a perspective view of a conventional probe card;
- FIG. 2 is a perspective view of a conventional probe card of another type;
- FIG. 3 is a perspective view of a probe card according to a first embodiment of the invention;
- FIG. 4 is a magnified plan view of a part of the probe card, showing the probe needles;
- FIG. 5A is a graph representing the results of conventional probing test;
- FIG. 5B is a graph representing the results of the probing test performed by using the probe card shown in FIG. 3;
- FIG. 6 is a plan view of a probe card according to a second embodiment of this invention;
- FIG. 7 is an exploded view of a probe card according to a third embodiment of the invention;
- FIG. 8 is a diagram explaining a probe-testing method according to a fourth embodiment of the present invention;
- FIG. 9 is a diagram explaining a probe-testing method according to a fifth embodiment of this invention;
- FIG. 10 is a diagram explaining a probe-testing method according to a sixth embodiment of the invention;
- FIG. 11 is a diagram representing the positional relationship between the probe needles of a probe card according to a seventh embodiment of the invention, on the one hand, and the pads of an IC chip, on the other;

FIG. 12 is a diagram representing the positional relationship which the probe needles of the probe card according to a seventh embodiment may have with the pads of an IC chip;

FIG. 13 is a perspective view of a probe card according to an eighth embodiment of the invention;

FIG. 14 is a diagram showing the positional relationship between the probe needles of a probe card according to a ninth embodiment, on the one hand, and the pads of an IC chip, on the other;

FIG. 15 is a magnified plan view of a part of the probe card shown in FIG. 14, showing the probe needles;

FIG. 16 is a diagram showing the positional relationship between the probe needles of a probe card according to a tenth embodiment, on the one hand, and the pads of an IC chip, on the other; and

FIG. 17 is a magnified plan view of a part of the probe card shown in FIG. 16, illustrating the probe needles.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will now be described, with reference to the accompanying drawings. The components shown in one drawing, which are similar or identical to those shown in any other drawing, are designated at the same reference numerals and will not be described in detail.

FIG. 3 is a perspective view showing a probe card 15 according to the first embodiment of the invention, along with a semiconductor wafer 1. FIG. 4 is a magnified plan view of a part of the card 15. As FIG. 3 illustrates. 84 IC chips 3 are provided on the wafer 1, arranged in rows and columns.

The probe card 15 is designed to probe-test the chips 3. It comprises eight groups 19a to 19h of probe needles, a substrate 20 and probe contacts 21. The probe needles of the groups 19a to 19h can contact eight chips 3a to 3h arranged in four rows and two columns. The card substrate 20 has a rectangular through hole 17 having two short sides and two long sides. The first to fourth groups 19a to 19d of needles are provided on the card substrate 20 along one long side of the hole 17, and the fifth to eighth groups 19e to 19h of needles are provided on the card substrate 20 along the other long side of the hole 17. In other words, the groups 19a to 19h of needles are arranged in two rows, each row consisting of four groups. As shown in FIG. 4, the probe needles of the groups 19a to 19d extend downwards through the hole 17 to contact the external pads 31 of the IC chips 3a to 3d arranged in one column, and the probe needles of the groups 19e to 19h extend upwards through the hole 17 to contact the outer pads 31 of the IC chips 3e to 3h arranged in the next row. As shown in FIG. 3, the probe contacts 21 are provided on the substrate 20, arranged along the circumferential edge of the substrate 20. The contacts 21 are connected to the groups 19a to 19h of needles by wires (not shown) which are provided on or in the substrate 20.

In operation, the probe card 15 is positioned with respect to the semiconductor wafer 1, such that the probe needles of the groups 19a to 19h contact the outer pads 31 of the chips 3a to 3h, respectively, as is illustrated in FIG. 4. A test signal is supplied from a tester (not shown) to the probe contacts 21 and hence to the groups 19a to 19h of needles through the wires. The test signal is simultaneously supplied to the eight chips 3a to 3h through the groups 19a to 19h of needles. In response to the test signal, the chips 3a to 3h output response signals, which are supplied to the probe contacts 21 first

through the groups 19a to 19h of needles and then through the wires. The response signals are ultimately supplied from the probe contacts 21 to the tester. The tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges. Thus, the tester determines, at a time, whether eight chips 3a to 3h arranged in four rows and two columns are flawless or not.

The probe card 15 shown in FIG. 3 serves to test eight chips 3a to 3h at a time, as does the conventional probe card 5' (FIG. 2) which has eight groups of probe needles arranged in one column. It helps to shorten the time required to test one chip, and ultimately the time required to test all chips on one semiconductor wafer.

Furthermore, the probe card 15 has a diameter D as small as that of the conventional probe card 5 (FIG. 1) which has four groups of probe needles arranged in one column. As a result, the difference in length between the longest and shortest wires provided on or in the substrate 20 is similar to. the conventional card 5. It fellows that the differences in resistance and capacitance among the wires is proportionally similar to the conventional card 5. Hence, the skew difference among the wires, which impairs the accuracy of probing test, disabling the tester to determine the true characteristic or ability of each chip tested. Since the probe card 15 has a small diameter, it warps but very little, exerting but a very little stress on the wires provided on or in the substrate 20 and scarcely altering the electrical characteristics of the wires. In addition, since the wires are short, the crosstalk among the wires is small.

In view of these advantages, the probe card 15 can serve to enhance the productivity of semiconductor integrated circuits and also to reduce the manufacturing cost of semiconductor integrated circuits.

FIG. 5A is a graph representing the results of conventional probing test, while FIG. 5B is a graph representing the results of the probing test performed by using the probe card 15. As seen from FIG. 5A, three out of eight chips 3a to 3h were found to be flawless when tested by using the probe card 5' shown in FIG. 2. In FIG. 5A, the true characteristics of the chips tested are indicated by broken lines. In view of the true characteristics of the chips, seven chips should have been found to be flawless. This means that four chips were 3a, 3f, 3g and 3h were regarded as defective, though they were flawless in fact.

When the probe card 15 was used, testing chips 3a to 3h arranged in four rows and two columns, six of the chips were found to be flawless, as can be seen from FIG. 5B. Only one of the chips was found to be defective, though it was actually flawless, as can be understood from FIG. 5B. It should be noted that the eight chips tested by using the probe card 15 were respectively identical in characteristics to those eight chips tested by using the conventional probe card 5'.

Namely, some of the flawless chips which were regarded as defective when tested by using the conventional probe card 5' were correctly found to flawless when tested by using the probe card 15 according to the invention. In other words, the probe card 15 serves to test chips with high accuracy, thus saving flawless chips which would have been discarded as defective if the conventional probe card 5' had been used. As a result, the probe card 15 serves to decrease the manufacturing cost of semiconductor integrated circuits.

A probe card 15 according to the second embodiment will be described, with reference to FIG. 6 which is a plan view. The second embodiment is characterized in that groups of wires are arranged on or in the substrate 20 such that all wires are as short as possible.

As shown in FIG. 6, the probe card 15 has a substrate. The substrate has a rectangular through hole 17 extending along a diameter 30 of the substrate 30. The substrate has a right half 33R and a left half 33L on the right and left sides of the diameter 30, respectively. Provided in the right half 33R are four wiring regions 35a to 35d. Provided in the left half 33L are four wiring regions 35e to 35h. In the wiring region 35a, a group 37a of wires is provided, connecting the probe contacts of a group 21a to the probe needles of the group 19a (not shown) which are to contact the pads of a chip 3a. Similarly, in the wiring region 35b, a group 37b of wires is provided, connecting the probe contacts of a group 21b to the probe needles of the group 19b (not shown) which are to contact the pads of a chip 3b. In the other wiring regions 35cto 35h, groups 37c to 37h of wires are provided. respectively, each connecting a probe pad to a probe needle. For example, the wires of the group 37h provided in the wiring region 35h connect the probe pads of the group 21h to the probe needles of the group 19h which are to contact the pads of a chip 3h.

Thus, the four groups 19a to 19d of probe needles to contact the chips 3a to 3d, groups 21a to 21d of probe contacts, and groups 37a to 37d of wires are arranged in the right half 33R of the substrate. The remaining four groups 19e to 19h of probe needles to contact the chips 3e to 3h, groups 21e to 21h of probe contacts, and groups 37e to 37h of wires are arranged in the right half 33L of the substrate.

Arranged as shown in FIG. 6, the wires of the groups 37a to 37h are shorter than otherwise, and the difference in length between the longest and shortest wires provided is relatively small. Hence, the differences in resistance and capacitance among the wires is proportionally small. In addition, since the wires are short, the crosstalk among the wires is small. The probe card 15 according to the second embodiment can therefore help accomplish high-accuracy probing test, in which eight chips are tested at the same time.

Another probe card 15 according to the third embodiment of this invention will be described, with reference to FIG. 7 which is an exploded view. The third embodiment is similar to the first embodiment. It is characterized in that the substrate 20 is designed so as to reduce the crosstalk among the wires.

As illustrated in FIG. 7, the substrate 20 is composed of seven layers 20-1 to 20-7. Probe contacts 21 are mounted on the first layer 20-1. This probe card 15 is designed for use in testing semiconductor memories and has six types of wires 27, which are: address signal wires; data signal wires; ground (VSS) wires; control wires for supplying control signals such as row-address strobe signals and columnaddress strobe signals; power-supply wires; and other wires for a monitor or the like. The address signal wires are provided on the second layer 20-2, the data signal wires on the third layer 20-3, the ground wires on the fourth layer 20-4, the control wires on the fifth layer 20-5, the powersupply wires on the sixth layer 20-6, and the other wires on the seventh layer 20-7. The wires 37 provided on the second to seventh layers 20-2 to 20-7 extend through holes 39 made in these layers 20-2 to 20-7 and are connected to the probe contacts 21 which are provided on the first layer 20-1.

Since the wires 37 of each type are provided on one layer, not together with the wires of any other type, the crosstalk among the wires 37 is far less than in the case all wires are arranged densely on one and the same layer. The probe card 15 according to the third embodiment can, therefore, help to achieve high-accuracy probing test. It has eight groups of probe needles and can serve to test eight chips at the same time.

The third embodiment can be used in combination with the probe card according to the second embodiment.

Methods of probe-testing semiconductor integrated circuits by using the probe card according to the invention will be described as the fourth, fifth and sixth embodiments.

FIG. 8 is a diagram explaining the probe-testing method according to the fourth embodiment. This method can test more chips at the same time than is possible by using the probe card 15 according to the first embodiment.

As shown in FIG. 8, four test stations 43-1 to 43-4 are provided for one tester 41. Each test station is equipped with one probe card. More precisely, the test stations 43-1 to 43-4 have probe cards 15-1 to 15-4, respectively. Four semiconductor wafers 1—1 to 1-4 are located at the test stations 43-1 to 43-4, respectively. Using the probe cards 15-1 to 15-4, the tester 41 tests four wafers 1—1 to 1-4 simultaneously.

With this method, the more test stations are installed, the more chips can be tested at the same time with high accuracy. Namely, L×M chips can be tested at a time, where L is the number of chips that can be simultaneously tested by using one probe card, and M is the number of test stations installed.

In the instance shown in FIG. 8, L=8 and M=4. Hence, the tester 41 can test 32 chips at a time. The probe cards 15-1 to 15-4 may be those of the first embodiment, the second embodiment, the third embodiment or a combination of the second and third embodiments. Since the probe card 15 of any embodiment serves to test chips with high accuracy, the tester 41 can test as many as 32 chips simultaneously with sufficiently high accuracy.

FIG. 9 is a diagram explaining the probe-testing method which is the fifth embodiment of this invention. The fifth embodiment requires but little cost per chip, and is better in cost performance than the method according to the fourth embodiment.

As illustrated in FIG. 9, the method uses one tester 41 and one test station 43. The test station 43 is equipped with two probe cards 15-1 and 15-2. The probe cards 15-1 and 15-2 are used at the same time to test chips provided on one semiconductor substrate 1. In this method, the tester 41 can test L×N chips simultaneously, where N is the number of probe cards provided at the test station 42 and L is the number of chips that can be simultaneously tested by using one probe card. Hence, one test station can test more chips at the same time than is possible with the fourth embodiment, with the same accuracy as is possible with the fourth embodiment. In the case shown in FIG. 9, wherein L=8 and N=2, the test station 42 can test 16 chips at a time. whereas each test station can test only 8 chips at a time in the fourth embodiment (FIG. 8). Furthermore, the accuracy of probing test remains high, because both probe cards 15-1 and 15-2 attached to the station 43.

Still further, the number of chips tested simultaneously at one test station increases since two or more probe cards 15 are attached to one test station. Therefore, the facility cost for testing one chip is low. Having only one test station, the prober system shown in FIG. 9 occupies a smaller floor area than the prober system shown in FIG. 8 which needs two test stations to test the same number of chips at the same time. The smaller the floor area required, the lower the airconditioning cost required, or the hither the air purity in the probing room. In view of this, the probe-testing method according to the fifth embodiment helps to decrease the possibility that chips are contaminated with harmful substance such as sodium and the possibility that the wires of each chip are short-circuited by electrically conductive particles such as silicon dust.

As may be understood from FIG. 9, the method according to the fifth embodiment is advantageous when used to test a large semiconductor wafer which has an increased number of chips.

FIG. 10 is a diagram explaining a probe-testing method according to the sixth embodiment of the present invention. As may be seen from FIG. 10, the sixth embodiment is a combination of the methods according to the fourth and fifth embodiments.

In the sixth embodiment, two test stations 43-1 and 43-2 are provided for one tester 41, and two probe cards are attached to each test station. To be more specific, probe cards 15-1 and 15-2 are attached to the first test station 43-1, and probe cards 15-3 and 15-4 to the second test station 43-2. Two semiconductor wafers 1—1 and 1-2 are simultaneously tested at the test stations 43-1 and 43-2, respectively, by using the four probe cards 15-1 to 15-4.

The probe-testing method according to the sixth embodiment can test L×M×N chips at the same time, where L is the number of chips one probe card can test at a time. M is the number of test station provided, and N is the number of probe cards attached to one test station. The sixth embodiment can serve to test many chips simultaneously with high accuracy as does the fourth embodiment, and can achieve good cost performance as does the fifth embodiment.

A semiconductor IC chips which can be easily tested by using a probe card which is the seventh embodiment of the invention will be described.

Like the first to third embodiments, this probe card is designed to test IC chips arranged in two columns and at least two rows, at the same time, to determine whether the chips are flawless or defective. The probe card comprises a substrate having a rectangular through hole. It is desirable that some of the probe needles be arranged along one long side of the hole to contact the pads of chips provided on a semiconductor wafer and forming one column and that the other probe needles be arranged along the other long side of the hole to contact the pads of chips provided on the wafer and forming a next column. If the probe needles are thus arranged, the wires provided on or in the substrate can be made shortest as has been explained in conjunction with the second embodiment.

A semiconductor IC chip should have pads arranged in a column to be tested by using the probe card according to the invention, which has groups of probe needles arranged in the specific manner described above.

FIG. 11 is a diagram representing the positional relationship between the probe needles of the probe card, on the one hand, and the pads of the IC chip 3. on the other. As shown in FIG. 11, the chip 3 is rectangular and has a column of pads 31 arranged along the longitudinal axis. This type of a chip is known as "center-pad type" and is used in, for example, semiconductor memories of large storage capacity.

It is easy to bring the probe needles of one group 19 provided on the probe card into contact with the pads 31 because the pads 31 are arranged in a column. Even if identical chips on the semiconductor wafer are arranged in two columns as shown in FIG. 4, there will be formed only two columns of pads 31 which are to contact the probe needles of one group 19 provided on the probe card. Arranged in two columns, the pads 31 can easily contact the needles of the group 19 provided on the probe card, some of which are arranged along one long side of the rectangular hole of the substrate and the others of which are arranged along the other long side of the rectangular hole.

Alternatively, the pads 31 may be arranged in staggered fashion as is illustrated in FIG. 12.

A probe card 15 according to the eighth embodiment of this invention will be described, with reference to FIG. 13 which is a perspective view.

As shown in FIG. 13, this probe card 15 serves to test 16 chips simultaneously, which are arranged in eight rows and two columns, whereas the first embodiment (FIG. 3) serves to test eight chips at the same time, which are arranged in four rows and two columns.

Designed to test chips arranged in eight rows, the probe card 15 inevitably have a larger diameter D than the first embodiment (FIG. 3). Hence, it may have the same problems as does the conventional probe card 5' (FIG. 2). Nevertheless, the eighth embodiment will be practically useful since the probe card technology is well expected to advance to simultaneously test 16 chips arranged in eight rows and two columns, with accuracy as high as in the case eight chips arranged in four rows and two columns are tested at the same time. Needless to say, the eighth embodiment has a smaller diameter than a conventional probe card which is designed to test 16 chips arranged in a single column. The eighth embodiment (FIG. 13) can therefore help not only to increase the productivity of semiconductor integrated circuits, but also to reduce the manufacturing cost of semiconductor integrated circuits.

As can be understood from the eighth embodiment, the present invention is not limited to probe cards which are designed to test eight chips arranged in four rows and two columns. Rather, the invention can provide probe cards which serve to test more chips at a time, arranged in more rows and two columns.

A probe card according to the ninth embodiment of the present invention will be described, with reference to FIGS. 14 and 15. The ninth embodiment is designed to test semiconductor memories each having a large storage capacity and, hence, a relatively large number of pads.

As shown in FIG. 14, a semiconductor memory to be tested has 24 pads arranged in eight rows and three columns. The probe card has group 19 of probe needles, each group consisting of 24 needles which are arranged in eight rows and three columns. FIG. 15 is a plan view showing how the probe needles of groups 19a to 19h are positioned with respect to the pads 31 of semiconductor memories 3a to 3h. (Shown in FIG. 15 are only groups 19a, 19b, 19g and 19h and only memories 3a, 3b, 3g and 3h.) As the probe card technology advances as expected, each group 19 may consists of more probe needles arranged in m rows and n column, where m>8 and n>3. whereby the probe card can test semiconductor integrated circuits each having more pads.

A probe card according to the tenth embodiment of the invention will be described, with reference to FIGS. 16 and 17. As seen from FIGS. 16 and 17, this probe card is designed to test semiconductor integrated circuits each having many pads 31 which are arranged in m rows and n columns in staggered fashion.

In the probe cards 15 according to the invention, which are shown in FIGS. 3, 6, 7 and 13, the probe contacts 21 are arranged in a circle, along the circumference of the substrate 20. The probe card may need to have so many probe contacts 21 that it is no longer possible to arrange the contacts 21 in one circle. If so, the probe contacts 21 may well be arranged in two or more concentric circles.

As has been described, the present invention can provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and can also provide a method of probe-testing semiconductor integrated circuits by using the probe card. Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, representative devices, and illustrated examples shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

What is claimed is:

- 1. A probe card for use in probing test of semiconductor integrated circuits arranged on a semiconductor wafer in rows and columns, comprising:
 - a card substrate:
 - groups of probe needles, said groups arranged on said card substrate in two columns and at least two rows, to contact connection terminals of semiconductor integrated circuits which are arranged in two columns and at least two rows, and
 - groups of signal lines, each group of signal lines provided for one group of probe needles, each signal line provided for supplying a test signal from a tester to one probe needle and a response signal from the probe needle to the tester.
 - wherein a test signal supplied from said tester is supplied from said probe needles to the semiconductor integrated circuits arranged in two columns and at least two rows at the same time through said groups of probe needles, and response signals generated by the semiconductor integrated circuits arranged in two columns and at least two rows are simultaneously supplied to the tester through said groups of probe needles.
- 2. The probe card according to claim 1, wherein said card substrate has a rectangular through hole having first and second long sides, the probe needles of the groups extend through the rectangular through hole, the probe needles of some groups are arranged along the first long side of the rectangular hole to contact the connection terminals of the semiconductor integrated circuits arranged in the first column, and the probe needles of the other groups are arranged along the second long side of the rectangular through hole to contact the connection terminals of the semiconductor integrated circuits arranged in the first column.
- 3. The probe card according to claim 1, wherein connection terminals of the semiconductor integrated circuits comprise a plurality of pads which are arranged in at least two columns
- 4. The probe card according to claim 2, which further comprises groups of contacts exposed on a surface of said card substrate, to be connected to the tester, and groups of wires connecting the groups of probe contacts to the groups of probe needles; and in which said probe substrate consists of first and second halves divided along a longitudinal axis of said rectangular hole, the wires connected to the probe needles to contact the connection terminals of the semiconductor integrated circuits arranged in the first column and the probe contacts connected to these wires are provided on the semiconductor integrated circuits arranged in the second column and the probe contacts connected to these wires are provided on the second half of said probe substrate.
- 5. The probe card according to claim 4, wherein said probe substrate comprises a plurality of layers, said wires are divided into groups in accordance with types of signals and types of powers, and the groups of wires, thus formed, are provided on the layers, respectively.

* * * * *



US005818249A

United States Patent [19]

Momohara

[11] Patent Number:

5,818,249

[45] Date of Patent:

Oct. 6, 1998

[54]	PROBE CARD HAVING GROUPS OF PROBE
	NEEDLES IN A PROBING TEST APPARATUS
	FOR TESTING SEMICONDUCTOR
	INTEGRATED CIRCUITS

[75]	Inventor:	Tomomi	Momohara.	Yokohama,	Japan
------	-----------	--------	-----------	-----------	-------

[73]	Assignee:	Kabushiki	Kaisha	Toshiba.	Tokyo,
		Ianan			

[21]	Appl.	No.:	718,660

[22]	Filed:	Sep.	23,	199

[30] Foreign Application Priority Data

Sep. 27, 1995	[JP]	Japan	7-249531
[51] Int. Cl.6	*****		G01R 31/02 ; G01R 1/073

[~ ~]		***************************************	- ,	
[52]	U.S. Cl.	***************************************		324/762
				1

[58]	Field of Search	
[J		324/758, 760, 754; 437/8

[56] References Cited

U.S. PATENT DOCUMENTS

4,523,144	6/1985	Okubo et al	324/762
4.799.009	1/1989	Tada et al	324/756
4,994,735		Leedy	
5,012,187	4/1991	Littlebury	324/754

5.148.103	9/1992	Pasiecznik, Jr.	324/758
5.525,912	6/1996	Momohara	324/754
5.623.214	4/1997	Pasiecznik, Jr	324/754
5,642,054	6/1997	Pasiecznik, Jr	324/754


Primary Examiner—Ernest F. Karlsen
Assistant Examiner—Anh Phung


Attorney, Agent, or Firm—Loeb & Loeb LLP


57] ABSTRACT

A probe card which can help to enhance the productivity of semiconductor integrated circuits manufacturing and to reduce the manufacturing cost thereof, and a method of probe-testing semiconductor integrated circuits by using the probe card. The probe card is designed to test semiconductor integrated circuits formed on a semiconductor wafer and arranged in rows and columns. It has groups of probe needles provided to contact semiconductor integrated circuits arranged in two columns and at least two rows. The card receives a test signal from a test device and supplies the test signal simultaneously to these semiconductor integrated circuits arranged in two columns and at least tow rows, through the groups of probe needles. It receives response signals simultaneously from the semiconductor integrated circuits through the groups of probe needles and then supplies the response signals to the tester.

5 Claims, 11 Drawing Sheets







F 1 G. 3







FIG.






F I G. 7





Oct. 6, 1998





F I G. 9













Hort Hard Com State Hort State Hort Horte


And the most state death the






पाना ताम पाना तमा वाम तमा तमा क्षा पानी पानी

Had the time that the age of





F I G. 17

PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

- 1		Docket Namber (Optionar)					
İ	REISSUE APPLICATION DECLARATION BY THE INVENTOR	81790.0189					
	As a below named inventor, I hereby declare that: My residence, post office address and citizenship are stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is described and claimed in patent number5,818,249, granted October 6, 1998, and for which a reissue patent is sought on the invention entitled Probe Cards Having Groups of Probe Needles in a Probing Test Apparatus for Testing Semiconductor Integrated Circuits the specification of which is attached hereto.						
Hade don't stone stone from the stane that the stane and stane stone stone stone stone stone stone stone stane	was filed on as reissue application number / and was amended on (If applicable)						
	I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I verily believe the original patent to be wholly or partly inoperative or invalid, for the reasons described below. (Check all boxes that apply.)						
# H. H. H	by reason of a defective specification or drawing.						
m m	by reason of the patentee claiming more or less than he had the right to claim in the patent.						
H. H. H. H.	by reason of other errors.						
	At least one error upon which reissue is based is described as follows:						
	The claims of U.S. Patent No. 5,818,249 are defined in terms of signal lines carrying both a test signal and a response signal. This is unduly restrictive in that aspects of the invention can be practiced using other test methodologies. The newly presented claims do not include this error.						

PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(REISSUE APPLIC	Optional) 0189							
All errors corrected in this reissue application arose without any deceptive intention on the part of the applicant. As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.								
Name(s) Registration Number								
William H. Wright 36,312								
Sterlon R. Mason 41,179								
Correspondence Address: Direct all communications about the application to: Place Customer Number Bar								
Customer Nur	mber Type Customer Number here		Code Label here					
Firm or Individual Name Hogan & Hartson, L.L.P.								
Address	Address Biltmore Tower, Suite 1900							
Address								
City	Los Angeles	State	CA	ZIP	90071			
Country	USA							
Telephone	213-337-6700	Fax	213-33	7–670	1			
knowledge that willful false statements and the like so made are punishable by fine and imprisonment, or both, under 18 U.S.C. 1001, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this declaration is directed. Full name of sole or first inventor (given name, family name) Tomomi Momohara								
Inventor's signature Formoni Momohara								
Residence Yokohama-shi, Japan Date September 19, 2000								
Post Office Address C/o Intellectual Property Division, KABUSHIKI KAISHA TOSHIBA, 1-1 shibdura 1-chane, Minato-ku, Tokyo 105-2001, Japan Minato-ku, Tokyo 105-2001, Japan								
Full name of second joint inventor (given name, family name)								
Inventor's signature	Inventor's signature Date							
Residence	Cıtizenship							
Post Office Address								
Full name of third joint inventor (given name, family name)								
Inventor's signature	3	Date						
Residence		Citizenship						
Post Office Address								
Additional joint inventors are named on separately numbered sheets attached hereto.								